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Abstract 
A low power CMOS instrumentation amplifier used for biomedical applications is presented in this paper. It 
consists of a low power operational amplifier with CMFC structure. By analysis and optimization of the parasitic 
effects and parameters, instrumentation amplifier has better performance in every aspect. This simulation result 
shows that, in the case of guaranteed bandwidth, the amplifier can suppress flicker noise interference effectively. The 
instrumentation amplifier designed in 0.5μm CMOS technology with 3.3V power supply shows a dynamic range of 
70.1dB and 23.48ns settling time within 0.05% accuracy. The main amplifier dissipates 10.5mW power. It also 
includes a bias circuit that dissipates 2.2mW power. 
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1. Introduction 
Instrumentation amplifiers are very important circuits in many sensor readout systems where there is a 
need to amplify small differential signals in the presence of large common-mode interference. 
Application examples include automotive transducers [1], industrial process control [2]–[4], linear 
position sensing [5], and biopotential acquisition systems [6]–[11].  
In this paper, a new low power instrumentation amplifier with CMFC op-amp is proposed. The paper 
is organized as follows. In section II, principle of instrumentation amplifier is described. Sections III 
describe the architecture and the simulation of the proposed CMFC op-amp. Sections IV describe the 
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simulation of the proposed instrumentation amplifier. Conclusions are given in sections V. 
2. Principle of Instrumentation Amplifier 
An instrumentation amplifier is one that is used in electronic measuring instruments or in electronic 
systems in which the highest precision is required. A popular instrumentation amplifier is shown in Fig. 1. 
It can be built from three op amp integrated circuits but more often the three amplifiers are manufactured 
already connected on the same chip. As a ‘black box’ the instrumentation amplifier, or ‘in amp’, 
has the same input and output terminals as a single op amp, but its performance is superior. 
When 4 5 6 7R R R R= = = , the signal transfer function can be simplified to 
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where R2 and R3 is generally set to the same value. Ideally, by simply adjusting the value of R1, the 
entire gain of the circuit can be adjusted to any value. 
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Fig.1 A standard type of instrumentation amplifier comprises three op amps 
 
To calculate the common mode gain, we assume the input common-mode voltage is VCM.   
IN IN CMV V V+ −= =                                                              (2) 
Therefore, no voltage drop across R1, OP1 and OP2 output voltage is equal to VCM. If we assume 
OP1、OP2 and OP3 is the ideal op amp, the amp's common-mode rejection ratio is  
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where amp's common-mode rejection ratio mainly is decided by matching of several resistance. The 
resistance of the relative accuracy can very high through the layout of symmetry techniques in CMOS 
process, so this structure is suitable for CMOS technology. 
3. Design of the Operational Amplifier in Instrumentation Amplifier 
The operational amplifier plays an important role in performance of system. Because the amplification 
magnitude of the sensor with the electric bridge structure is quite big, good noise restriction and low 
offset voltage are desirable for an amplifier. In order to guarantee the linearity of system, the operational 
amplifier must have a gain high enough. Besides, the total power consumption of the integrated system is 
also needed to be considered. Three-stage operational amplifier with capacitor-multiplier frequency 
compensation meets all these requirements. It could effectively avoid the low DC gain and high power 
consumption, which are draw-backs of typical two-stage operational amplifier. The diagram of the three-
stage operational amplifier is shown in figure 2.  
  
Fig.2 Three-stage operational amplifier with capacitor-multiplier frequency compensation 
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Fig.3 Frequency responses of the CMFC amplifier 
 
As shown in Fig.3, the frequency responses of the CMFC amplifier have been simulated with an input 
common-mode voltage of 1.65V. The dc gain, GBW, and phase margin are equal to120dB, 1.699MHz, 
and 64°, respectively.  
4. Simulation of Instrumentation Amplifier 
Simulation results show that instrumentation amplifier with CMFC op-amp, operating voltage is 3.3V, 
supply current is 0.37mA, Bandwidth is 65kHz, differential-mode gain is 2, common-mode rejection ratio 
is 62dB, power supply rejection ratio is 73dB. The detailed performance of the instrumentation amplifier 
is summarized in Table 1. All these data suggest that CMFC structure can be used in low power 
instrumentation amplifier. 
 
Table 1 the performances of instrumentation amplifier 
Performance name value 
Bandwidth 65kHz 
Common scope 0.7V~3.03V 
Output swing 0.02V~3.24V 
Input offset voltage 0.27mV 
CMRR 62dB 
PSRR 73dB 
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5. Conclusion 
A low-voltage instrumentation amplifier with CMFC topology has been described. Simulation results 
shows that the circuit can achieve a 62 dB CMRR, while operating with a single 3.3 V power supply. The 
proposed circuit is suitable for a single-chip CMOS smart sensor. 
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